Aller au contenu principal
  • Vous êtes
  • Un Etudiant
  • Une Entreprise
  • Un journaliste
  • Actualités
  • Offres d'emploi
  • Presse
  • Je fais un don
Accueil Accueil
      • Histoire de l'Ecole
      • Stratégie 2023-2032
      • Gouvernance
      • Chiffres clés
      • Centre des Diversités et de l’Inclusion
      • Egalité Femmes-Hommes
      • Développement durable
      • Handicap
    • International
      • Université Paris-Saclay
      • Groupe des Ecoles Centrale
      • Entreprises & Mécènes
      • Partenaires académiques
    • La Fondation
    • CentraleSupélec Alumni
      • Bachelor in AI, Data & Management Sciences
      • Bachelor in Global Engineering
      • Bachelor HEPTA
      • Bachelor Innovation Engineering
      • Ingénieur généraliste
      • Ingénieur Spécialité Cybersécurité
      • Ingénieur Spécialité Electronique
      • Ingénieur Spécialité Energie
      • Ingénieur Spécialité Informatique
      • Ingénieur Spécialité Physique
      • Ingénieur Spécialité Systèmes Numériques
      • MSc in Industry Transformation Management
      • MSc in Artificial Intelligence
      • MSc in DataSciences and Business Analytics
      • MSc&T in Space Business Strategy
      • Masters
    • Doctorats
      • Shift Year
      • Digital Tech Year
      • Summer School
      • Summer Camp
    • Executive education
    • Le centre de recherche
    • Laboratoires
    • Grands équipements
    • Annuaire des chercheurs
    • Liste des publications
    • 21st by CentraleSupélec
    • Les programmes d'accompagnement
    • Nos campus & lieux de vie
    • Devenir partenaire
    • Nos entreprises partenaires mécènes
    • Nous soutenir
      • Campus de Metz
      • Campus de Paris Saclay
      • Campus de Rennes
    • Logements
    • La santé étudiante
    • Sports
    • Bibliothèque

Rechercher

Les sujets les plus recherchés

Formations
International
Actualités
Contact
Extranet
  • publication 17/10/2025
    Temperature-Aware gm/ID-based Methodology for Active Inductor Design
  • publication 17/10/2025
    Nonlinear Operation of Resonant Sensors Based On Weakly Coupled Resonators: Theory and Modeling
  • publication 17/10/2025
    Analysis of an Inverter-Based CMOS Envelope Detector
  • publication 17/10/2025
    Energy efficient fJ / spike LTS e-Neuron using 55-nm node
  • publication 01/12/2021
    MOSLab: From Semiconductor to Transistor-Level Modeling in Julia
  • publication 17/10/2025
    Design of integrated all‐pass filters with linear group delay for analog signal processing applications
  • publication 17/10/2025
    Design Considerations of a CMOS Envelope Detector for Low Power Wireless Receiver Applications
  • publication 17/10/2025
    Implications of Small Geometry Effects on gm/ID Based Design Methodology for Analog Circuits
  • publication 17/10/2025
    Nonlinear enhancement of locking range of mutually injection-locked oscillators for resonant sensing applications
  • publication 17/10/2025
    Nonlinear operation of resonant sensors based on weakly-coupled resonators: experimental investigation of an actively-coupled architecture
  • publication 17/10/2025
    Revisiting the Ultra-Low Power Electronic Neuron Towards a Faithful Biomimetic Behavior
  • publication 17/10/2025
    Smart IoT - Implementation of Neuromorphic Circuits
  • publication 17/10/2025
    Sub-nJ per Decison Schmitt Trigger Comparator for Neuromorphic Spike Detection in 55nm Technology
  • publication 01/08/2016
    Tiny companion testchip for 56 Gbaud applications based on microring resonators
  • publication 17/10/2025
    A General gm/Id Temperature-Aware Design Methodology Using 180 nm CMOS up to 250 °C
  • publication 17/10/2025
    1.2 nW Neuromorphic Enhanced Wake-Up Radio
  • publication 17/10/2025
    A Flexible Low-Cost Discrete-Time Wake-up Receiver for LoRaWAN Applications
  • publication 17/10/2025
    Neuromorphic Analog Spiking-Modulator for Audio Signal Processing
  • publication 17/10/2025
    A CMOS Envelope Detector for Low Power Wireless Receiver Applications
  • publication 17/10/2025
    0.18-µm CMOS Driver Optimization for Maximum Data Rate under Power and Area Constraints
  • publication 17/10/2025
    Influence of Thermo-mechanical Effects induced by 3D Assembly on Silicon Microring Resonator
  • publication 17/10/2025
    A sub-pJ/bit, low-ER Mach-Zehnder-based Transmitter for chip-to-chip Optical Interconnects
  • publication 17/10/2025
    A 108-dB DR 103-dB SNR Delay-Time Chopper Stabilization Audio CT ΔΣ Modulator
  • publication 17/10/2025
    Design considerations of CMOS active inductor for low power applications
  • publication 05/02/2021
    A Comparative Study Between E-Neurons Mathematical model and Circuit model
  • publication 17/10/2025
    Analog Spiking Neural Network Synthesis for the MNIST
  • publication 17/10/2025
    Jitter Noise Impact on Analog Spiking Neural Networks: STDP Limitations
  • publication 17/10/2025
    Les challenges de l'intégration monolithique et hybride pour la photonique sur silicium
  • publication 17/10/2025
    Surface versus Performance Trade-offs: A Review of Layout Techniques
  • publication 17/10/2025
    Analysis of resonant sensors based on mutually injection-locked oscillators beyond the critical Duffing amplitude
  • publication 17/10/2025
    Analysis and Implementation of OVSF Address Decoders
  • publication 17/10/2025
    A Temperature-Aware Framework on gm/ID-Based Methodology using 180 nm SOI from -40 ◦C to 200 ◦C
  • publication 17/10/2025
    Dual-band Transmitter Linearization using Spiking Neural Networks
  • publication 17/10/2025
    A highly-linear, integration-compatible output metric for amplitude-modulated resonant sensors based on weakly-coupled resonators
  • publication 17/10/2025
    Deep Neural Network Feasibility Using Analog Spiking Neurons
  • publication 17/10/2025
    A Compact Active Phaser with Enhanced Linearity of Group Delay for Analog Signal Processing
  • publication 17/10/2025
    Transconductance / Drain Current Based Sensitivity Analysis for Analog CMOS Integrated Circuits
  • publication 17/10/2025
    CMOS 65 nm wideband LNA reliability estimation
  • publication 17/10/2025
    RF Neuromorphic Spiking Sensor for Smart IoT Devices
  • publication 17/10/2025
    A Chopper Stabilization Audio Instrumentation Amplifier for IoT Applications
  • publication 17/10/2025
    Design and Synthesis of Arbitrary Group Delay Filters for Integrated Analog Signal Processing
  • publication 17/10/2025
    A high-Q Tunable Grounded Negative Inductor for Small Antennas and Broadband Metamaterials
  • publication 17/10/2025
    Reliability Aware AMS / RF Performance Optimization
  • publication 17/10/2025
    Current mode read-out circuit for InGaAs photodiode applications
  • publication 17/10/2025
    An Adaptative Ratio-Metric Analog-To-Digital Interface For Weakly-Coupled Resonant Sensors Based On Mutually Injection-Locked Oscillators
  • publication 17/10/2025
    A − 40 to 250 °C Triple Modular Redundancy Temperature Sensor for Turbofan Engines
  • publication 17/10/2025
    1.4 V and 300 nA UHF Passive RFID Voltage Regulator
  • publication 04/09/2015
    Optimization Methodology for a 460-MHz-GBW and 80-dB-SNR Low-Power Current-Mode Amplifier
  • publication 17/10/2025
    A New Synthesis Methodology for Reliable RF front-end Design
  • publication 17/10/2025
    1 – 20 GHz kΩ -range BiCMOS 55 nm Reflectometer
  • Première page « Premier
  • Page précédente ‹‹
  • …
  • Page 6
  • Page 7
  • Page 8
  • Page 9
  • Page courante 10
  • Page 11
  • Page 12
  • Page 13
  • Page 14
  • …
  • Page suivante ››
  • Dernière page Dernier »

Logo CentraleSupElec

  • Suivez-nous
  • Page Facebook CentraleSupElec
  • Page BlueSky CentraleSupElec
  • Page Instagram CentraleSupElec
  • Chaine YouTube CentraleSupElec

Campus de Paris-Saclay

3 Rue Joliot Curie
91190 Gif-sur-Yvette

01 75 31 60 00

A propos

  • CentraleSupélec
  • Entreprises
  • International
  • Nos campus
  • Actualités
  • Agenda

Formations

  • Bachelors
  • Ingénieurs
  • Masters
  • Doctorats
  • Programmes courts
  • Executive education

Recherche

  • Centre de recherche
  • Laboratoires
  • Chaires et laboratoires communs
  • Science & société
  • Annuaire des chercheurs
  • Publications

Autres sites

  • 21st by CentraleSupélec
  • Paris Digital Lab
  • Fondation CentraleSupélec
  • CentraleSupélec Alumni

© 2025 CentraleSupelec

  • Contact
  • Mentions légales
  • Accessibilité
  • Presse
Image
Ministère de l'enseignement Supérieur et de la Recherche
Image
Ministère chargé des comptes publics
Image
CTI
Image
Conférence des grandes écoles
Image
CDEFI
Image
Bienvenue en France
Image
Développement Durable & Responsabilité sociétale
Image
EUR-ACE
Image
Centrale méditerranée
Image
Centrale Lyon
Image
CentraleLille
Image
CentraleNantes